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I. Introduction
In the past decades, the use of CMOS and charge coupled device (CCD) image sensors have increased exponentially, due to the growth of electronic devices in applications such as mobile camera phones, security, and surveillance systems. CMOS image sensors (CIS) offer advantages over CCDs, particularly when low power consumption, low cost, and system-on-chip capability are crucial.
Although in most commercial cameras or imaging systems gamma correction is added to code luminance into a perceptually uniform domain, and it will introduce nonlinearity to the image sensor, linearity is still an important parameter for image sensors in many applications. For example, for quantitative imaging, the image sensor must be linear enough to perform image analysis, including shading correction, linear transforms, flat fielding, etc. [1] .
A high-performance CCD image sensor has an excellent linearity, and its nonlinearity can be as low as a few tenths of a percent. This is much better than its CMOS counterpart, which can achieve a nonlinearity of several percent [2]- [3] .
CIS can be divided into voltage mode and current mode, categorized by readout circuit types. In a voltage mode CIS, after the electrons are converted from the charge domain into the voltage domain, they are stored on the floating diffusion region (FD) and are read out through a source follower (SF); in current mode, the readout transistor is biased in the linear region or the velocity saturation region [3] to generate a current instead of a voltage, and the current is proportional to the illumination intensity.
A current mode CIS is suited for high-speed readout and focalplane processing [4] . However, poorer noise performance and higher nonlinearity have prevented it from being widely used.
This paper focuses on the linearity of the voltage mode CIS and is organized as follows. An overview of the complete imaging system is given in Section II. An analysis and review of the linearity of a standard CIS operating in the voltage mode is presented in Section III. Experimental results of the fabricated image sensor are presented in the following section. Section V gives the conclusion of the overall work.
II. Imaging system overview
CMOS image sensors utilize photodiodes (PD) to convert photons into electrons and then further into an electrical signal. Then the electrical signal is further processed. A functional block diagram of a typical CMOS image sensor system is shown in Figure 1 .
The system shown contains five blocks. Photodiodes absorb incident photons and generate a flow of electrons in the pixel. The total capacitance (C FD ) of the floating diffusion transforms the electrons to a voltage. A source follower is used to drive the loading circuit. An amplifier provides extra gain and noise reduction, especially under low illumination conditions. The Analog-to-Digital converter (ADC) finally digitalizes the analog output into digital signals to be further processed. The input of the imaging system is an average number of the incident photons (P) with unit exposure time, and the final output is a digital number (DN). Ideally, the transfer function between the incident photon signal and the final digitized output should be linear. However, as each block introduces a nonlinearity, the output signal cannot be simplified as the photon input multiplied by a proportionality constant. 
III. Nonlinearity analysis
The photocurrent of a photodiode is extremely linear to the incident light level. The lower limit of the photocurrent linearity is determined by the dark current [5] . Nowadays, pinned photodiodes (PPD) are widely used to bring down the dark current. For this reason, the nonlinearity from the photodiode is usually ignored. In this paper, we assume that the conversion from the photons to electrons by the photodiode is linear.
The ADC and the amplifier can achieve relatively excellent linearity with an elaborate circuit design. The nonlinearity of the pixel is mainly caused by the source follower's variable gain and the nonlinear integration capacitor C FD . Figure 2 shows the schematic of a typical voltage mode 4T pixel. The pixel circuit consists of a pinned photodiode, a charge transfer switch (M1), a reset switch (M2), a source follower (M3) and a row select switch (M4). The current source transistor (M5) is shared by multiple rows of pixels. V DD is the power supply while V PIX is the output voltage of pixel. V LN provides an adjustable bias current. In the following analysis, the nonlinearity caused by the row select transistor (M4) is omitted to simplify the analysis. The SF is used to drive the load circuit and its size is usually designed as small as possible to achieve a higher fill factor. Equation (1) shows the small-signal voltage gain (G SF ) of the SF, where gm,SF and g mb,SF are the gate-drain and the bulk-drain transconductances of the SF transistor; the factor χ is the ratio of gm,SF and g mb,SF ; R S is the finite output resistance of the current source; γ represents the body effect; is the strong inversion surface potential while V SB is the source-to-bulk voltage. The nonlinear gain of the SF degrades the linearity of the image sensor, as it changes with the output voltage of the pixel.
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When the transistor is working in the saturation region, its current is shown in Equation (2). λ is the channel-length modulation parameter; C ox is unit oxide capacitance and µ is the field-effect mobility of the transistor; W and L are the width and length of the transistor; V th is the threshold voltage; V GS and V DS are the gate-to-source and the drain-to-source voltages of the transistor.
The finite output resistance of the current source changes with the bias current I S and it can be expressed as [6] .
From Equation (3), we can derive
In Equation (4) ,W SF and L SF are the width and length of the SF. Combining Equations (1) to (4), the gain of the SF is expressed in Equation (5) . When the bias current increases, the SF's gain decreases with the output voltage of the pixel. 
V FD is the voltage on the FD, and it is related to the output voltage of the pixel. Based on Equation (2), we can calculate the value of V FD as follows.
The threshold voltage of the SF can be expressed as in Equation (7), and V th0 is the zero-bias threshold voltage. The signal dependent threshold fluctuations result in variations in the photodiode reset level. 
The total capacitance of the FD diffusion determines many important performance parameters of the pixel, such as full-well capacity, conversion gain, and readout noise. It also affects the linearity of the image sensor. C FD consists of several different types of capacitances. A cross-sectional view of the C FD is shown in Figure 3 . The capacitances can be categorized into metal capacitance, p-n junction capacitance and gate capacitance [7] - [8] . Table 1 gives a detailed summary of C FD . 
In Equation (8) , ε r is the relative permittivity of the silicon while ε 0 is the permittivity of free space. W vertical can be calculated by Equation (9) .
In Equation (9), φ B is the built-in potential of the bottom and MJ is junction grading coefficients of the bottom area. q is the electronic charge. The width of the depletion region depends on N A and N D , which are the doping concentrations of the p-and n-type materials, respectively.
Similarly, the sidewall junction capacitance C FD_lateral is proportional to the perimeter of the FD regions P FD and inversely proportional to the width of the depletion region W lateral .
W lateral is shown in Equation (11) . φ BSW is the built-in potential of the sidewalls, and MJSW is the junction grading coefficients of the side-walls. 
Based on the summary given in Table 1 , the total capacitance on FD is given as follows:
Q is the integrated charge within a certain exposure time t, and it is related to the area of the photodiode A PPD . QE is the quantum efficiency.
The output voltage of the pixel is related to Q(t) and varies with the integration time t.
The gain of SF can be rewritten as
We can derive the output voltage of the pixel from Equation (15), where V RST is the initial value of a pixel output after the FD is reset.
The amplifier, shown in Figure 1 , provides programmable gain for the image sensor. After the function of analog correlated double sampling (CDS) is realized, the input signal of the ADC can be expressed as
In Equation (16), G PGA is the gain of the amplifier. Finally, the ADC is employed to convert the analog signal into a digital number, DN. A linear amplifier and a high-resolution ADC with excellent static performance are needed to guarantee the linearity of the whole sensor system. G ADC is the conversion gain of ADC.
Based on the theoretical derivation from photons to final digital numbers in the image sensor, we propose an algorithm to calculate the C FD ，G SF and hence the linearity of the CMOS image sensor, as shown in Figure 4 . In this algorithm, we will consider the nonlinearity caused by the SF and the C FD as well as the mismatch in the image sensor. The nonlinearity incurred during the conversion from photons to electrons is not taken into consideration. Firstly, the algorithm to calculate the linearity of a unit pixel is introduced.
V PIX is set to increase linearly within a reasonable range with each step of V PIX_LSB . After that, we calculate the corresponding values of C FD and G SF for incremental V PIX values. Combined with the integrated charge Q, we deduce the corresponding value of the exposure time under the incremental V PIX values through the inverse function. Then, through the curve fitting, we obtain the V PIX_new that contains the nonlinearity from G SF and C FD , while the exposure time is evenly increasing with a step of t lsb . After the CDS and the digitalization of the image sensor outputs, the transfer function between the incident photon signal and DN is obtained.
The pixel array has i rows and j columns. According to the technology file, we add the mismatch model of transistors in the pixel as well as that of the bias current, based on the current source size. The noises of the circuit as well as the mismatches of the amplifier and ADC are also added in the algorithm. Then, we calculate the output DN of each individual pixel. After averaging DN of the whole pixel array, the linearity of the image sensor can be calculated according to the EMAV1288 measurement standard.
VI. Model verification
A chip with a 1-poly 4-metal CMOS process technology [9] is used to verify the algorithm we proposed above. The structure of the chip is shown in Figure 5 . The image sensor has a pixel array of 80 (rows) × 160 (columns). The pixels are divided into dozens of groups. The variable design parameters include transfer gate width (W TX ) and length (L TX ), floating diffusion node width (W FD ) and length (L FD ), and SF's width (W SF ) and length (L SF ). The column amplifier provides a programmable gain by changing the ratio of the input and the feedback capacitors. The sample and hold circuit is utilized as a CDS circuit to bring down the noise. The output is then buffered and digitalized by a high-resolution onboard ADC. The ADC's excellent static performance guarantees it does not restrict the linearity performance of the image sensor. The size of the chip is 4.62 mm × 3.15 mm. The micrograph of the chip is shown in Figure 6 . Two groups of the pixels are chosen to compare the nonlinearity of the image sensor, based on various design parameters shown in Table 2 . Groups A and B have different PPD sizes while each pixel in the same group uses the same PPD size. Based on the algorithm, the modelling results of the C-V characteristic of the C FD for the pixels of Group B are plotted in Figure 7 (a). The width of the FD increases from 1.7 µm to 11.7 µm. The wider the FD, the larger the capacitance of the FD is. The FD capacitances decrease with the output voltage of the pixel. These variations are consistent with Equation (8) According to the analysis mentioned above, a conclusion can be made that the threshold voltage and the gain of the source follower nonlinearly vary with the output voltage of the pixel. A column of pixels without photodiodes are used to test the linearity performance of the SF independently. The width of the SF is 0.9 µm while the length is 0.5 µm. Figure 7 (c) shows that V GS of the SF increases with the output voltage, due to body effect. Figure 7  (d) plots the relationship between G SF and the output voltage of the pixel. In Figure 7 , the solid lines stand for the simulation results while the lines with asterisk markers represent the test results. The chip is tested with several different bias currents of the pixel ranging from 1 µA to 3 µA. A larger bias current leads to a smaller G SF . These conclusions validate Equation (5) and (6) . The calculation of the nonlinearity begins with the plot of the signal level versus the exposure time. The signal level is typically specified in DN. We converted the DN into an analog voltage in order to have a clearer view of the output swing plotted in Figure 7 (e) and (f). In Group A, the width of the SF increases from 0.6 µm to 0.9 µm. The capacitance of the FD slightly increases. Meantime, the slope of the signal output versus time slightly decreases. Figure  7 (f) shows that while the width of FD is changing from 1.7 µm to 11.7 µm in Group B, the junction capacitance of the FD is increasing, leading to a decreasing conversion gain.
The nonlinearity value is usually expressed in percentage, based on the deviation between the obtained data points and the calculated best-fit line. Figure 8 concludes the nonlinearity and noise performances for the different pixels in Group A, while Figure 9 shows the pixels' nonlinearity results in Group B. In Figure 8 and 9, the blue lines with circle markers represent the modelling results while the red ones give the test results of nonlinearity for the image sensor. The pink line with star markers illustrates the noise performance of the pixels in Group A. The modelling and the test results share the same trend on the nonlinearity for various pixel designs. Theoretically, when the sizes of the SF and the FD increase, the fact that the nonlinear capacitance increases will bring down the linearity performance of the whole image sensor. We can improve the linearity of the pixel by choosing suitable design parameters, such as a smaller size of the FD or the SF, based on the measurements results. In addition, from Figure 8 , we find a smaller size of the SF can lead to a larger noise. Hui Tian showed the evidence that the nonlinearity of an image sensor actually improves SNR at high illumination in [10] . Besides, Jun Lin analyzed the relationship between the nonlinearity and modulation transfer function (MTF) in [11] . Tradeoffs exist among the performances of noise, nonlinearity, and MTF for image sensors. The above-mentioned procedures can serve as a guideline for future pixel designs.
V. Conclusion
In this paper, we proposed a method to analyze the floating diffusion capacitance C FD, G SF and the linearity of the voltage mode CIS. The modelling results of the linearity, G SF and C FD are in agreement with the measurement results, validating the effectiveness of the modelling algorithm.
